





FIG.2



09700470-40900

FIG.3A

Ded ,Ding NET  
CONFIGURATION EXAMPLE




- — ● Ded NET (Net A)
- — ■ Ding NET (Net B)
- ▷ — ▷ Ding NET (Net C)

FIG.3B


ARRANGMENT OF  
SIMULATION MODELS  
(4 SIMULATIONS)

UP OF NetA (Ded)
DN OF NetA (Ded)
Net B (Ding)
Net C (Ding)


FIG.4



# FIG.5



# FIG.6A



# FIG.6B





FIG. 7



035041 02493460

The diagram illustrates the proximate portion of a line, showing two alternative configurations for a line segment between two points D and R. A dashed horizontal line separates the two configurations.

**Top Configuration:** A box labeled 'D' is connected to a box labeled 'Line O1'. This 'Line O1' box is connected to a larger box labeled 'Line O2 (PROXIMATE PORTION A)'. This 'Line O2' box is connected to another 'Line O1' box, which is finally connected to a box labeled 'R'.

**Bottom Configuration:** A box labeled 'D' is connected to a box labeled 'Line O1'. This 'Line O1' box is connected to a box labeled 'Line O1' (representing the proximate portion). This 'Line O1' box is connected to another 'Line O1' box, which is finally connected to a box labeled 'R'.

The diagram shows a transmission line labeled "Line 01" connected to a load resistor "R" on the right and a source resistor "D" on the left. A voltage source is connected to the source resistor "D".

The diagram consists of two parts, (a) and (b), each showing a flow from a source 'D' to a receiver 'R'.

Part (a) shows a path from 'D' through 'Line O1' to a box labeled 'Line O2 (PROXIMATE PORTION B)'. From this box, the path continues through another 'Line O1' to 'R'. A second 'Line O1' box is shown below the main path, with lines connecting it to the 'Line O2' box and the main 'Line O1' box, indicating a parallel or alternative connection.

Part (b) shows a direct path from 'D' through a single 'Line O1' box to 'R'.


```

graph LR
    D1[D] --- L1_1[Line O1]
    L1_1 --- L2_1[Line O2  
(PROXIMATE  
PORTION C)]
    L2_1 --- L1_2[Line O1]
    L1_2 --- R1[R]
    D2[D] --- L1_3[Line O1]
    L1_3 --- L2_2[Line O1]
    L2_2 --- L1_4[Line O1]
    L1_4 --- R2[R]
  
```

```

graph LR
    D[D] --> L1[Line 01]
    L1 --> L1
    L1 --> L2[Line 01]
    L2 --> L3[Line 01]
    L3 --> R[R]
  
```


FIG.9





# FIG. 10A

SYNCHRONOUS SW NOISE




# FIG. 10B

① WAVEFORM ROUNDING + REFLECTION NOISE WAVEFORM

② CROSSTALK NOISE WAVEFORM

③ SIMULTANEOUS SW NOISE WAVEFORM

④ NOISE COMPOSITE WAVEFORM




[illegible]

FIG. 12




FIG. 13




FIG.14




FIG. 15





FIG. 16



1990

UP OF Net A (Ded)
DN OF Net A (Ded)
Net B (Ding)
Net C (Ding)

FILE NAME : spc 000.sp.001

UP OF Net A (Ded)

DN OF Net A (Ded)

FILE NAME : spc 000 sp 003

Net B (Ding)

FILE NAME : spc 000 sp 004

Net C (Ding)

---



FIG. 18




FIG. 19





FIG.20



1. The first step is to identify the problem or question that needs to be addressed. This involves understanding the context and the specific requirements of the task.

UP OF Net A (Ded)
DN OF Net A (Ded)
Net B (Ding)
Net C (Ding)

UP OF Net A (Ded)
DN OF Net A (Ded)

Net B (Ding)
Net C (Ding)

**FIG. 22**




FIG.23




FIG.24




FIG. 25A

VIEW OF MOUNTING DESIGN  
SYSTEM OR WIRING PATTERN




FIG. 25B




FIG. 25C




FIG. 25D




FIG. 25E




FIG. 25F







FIG. 26





[illegible][illegible]

FIG. 29

RE-SYNTHESIS




FIG. 30




FIG. 3I




FIG. 32




FIG. 33A




FIG. 33B




FIG. 33C









FIG. 35



[illegible]

FIG. 37A

LSI DR SIMULTANEOUS SW NOISE

FIG. 37B

LSI RV SIMULTANEOUS SW NOISE

FIG. 37C

PARALLEL WIRING PATTERN CROSSTALK NOISE  
+ CROSSING WIRING CROSSTALK NOISE

FIG. 37D

{ VIA CROSSTALK NOISE  
TERMINATING RESISTOR SIMULTANEOUS SW NOISE  
CONNECTOR CROSSTALK NOISE  
CABLE CROSSTALK NOISE  
DC NOISE

FIG. 37E

COMPOSITE NOISE WAVEFORM

FIG. 37F

TRANSMISSION WAVEFORM OF NOTICED NET  
(UPON RISING)

FIG. 37G

COMPOSITE TRANSMISSION WAVEFORM OF NOISES  
OF NOTICED NET (NOISE COMPOSITE WAVEFORM)






FIG.38



# FIG. 39A



# FIG. 39B

COMPRESSED NOISE  
WAVEFORM  
(- SIDE IS USED HERE)




FIG. 40A




FIG. 40B





FIG. 41



0357T 0400460

FIG. 42A




FIG. 42B

